Abstract-A K -band integrated superregenerative amplifier (SRA) in a 130-nm SiGe BiCMOS technology is designed and characterized. The circuit is based on a novel stacked transistor differential cross-coupled oscillator topology, with a controllable tail current for quenching the oscillations. The fabricated integrated circuit occupies an area of 0.63 mm 2 , and operates at the free-running center frequency of 25.3 GHz. Characterization results show circuit operation from a minimum input power level required for a phase coherent output as −110 dBm, and the input power level corresponding to the linear to logarithmic mode transition of −85 dBm, the lowest reported for K -band integrated logarithmic mode SRAs to date to the knowledge of the authors. The measured output power is +7.8 dBm into a 100 differential load. The power consumption of the circuit is 110 mW with no quench signal applied, and 38 mW with 30% duty cycle quenching. The quench waveform designed for the reported measurement result is also discussed.
I. INTRODUCTION
T HE superregeneration principle [1] explains the possibility of input signal amplification by an oscillator when oscillations are periodically quenched by a quench signal. Since the core of the amplification process is a singleport oscillator, the superregenerative amplifier (SRA) when used in communication receiver applications acts also as a transmitter, causing significant interference [2] . Nevertheless, key features of the circuit including low complexity, high gain, and low-power consumption gives it other interesting prospects. Of particular interest is the use of superregenerative circuits as active reflectors for frequency modulated continuous wave (FMCW) radar and pulse radar-based positioning and localization systems as introduced in [3] . Radar active reflector applications take advantage of both radiated power and input signal sensitivity.
Several implementations of integrated logarithmic mode SRAs targeting radar reflector applications are found in [3] - [5] . These circuits exhibit a tradeoff between the maximum output power delivered to the load and the minimum input power that can be detected. This letter introduces a novel differential stacked transistor cross-coupled oscillator topology to improve the output power and the quench waveform required to simultaneously improve minimum input power level for phase coherent output. The design of the stacked transistor cross-coupled SRA is discussed in Section II-A. The investigation of the influence of the quenching waveform on circuit performance follows in Section II-B. Characterization methodology and results are reported in Section III. Section IV summarizes the work by comparing the results with state-of-the-art FMCW active reflector implementations.
II. DESIGN

A. Stacked Transistor Cross-Coupled Quenchable Oscillator
The core of the SRA shown in Fig. 1 is a cross-coupled pair formed by transistors M 3,4 , along with series stacked transistors M 1,2 with base termination C B and R B . The resonator is formed by an on-chip symmetrical center tapped spiral inductor L eff , and effective capacitance C eff . C eff is the equivalent of the varactor capacitance C var , the base-collector capacitor of transistors M 1,2 in series with C B , and the feedback capacitance C K in series with the input capacitance of transistors M 3, 4 , and layout parasitics. Oscillation frequency See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Q L ≈ 21.7, corresponding to an equivalent parallel resistance
GHz. The output power is delivered to the load resistance R L = 100 through coupling capacitors 2C T = 220 fF. The network formed by R L and C T can be transformed to equivalent parallel network across the resonator, with
T is the quality factor of the series load transfer network defined as
The parallel combination of calculated R L,P , and R P gives the effective parallel resistance across the resonator R eff of 102 , and resonator quality factor Q res = (R eff /(ω osc L eff )) ≈ 5. The series equivalent network shown in Fig. 1 also forms a 
V out,pk-pk ≈ V res,pk-pk · 0.865. Where, V out,pk-pk and V res,pk-pk are the differential peak-to-peak voltage swings at the load resistor and resonator, respectively, and
From an output power requirement of P out,dBm = 8 dBm, the peak-to-peak differential voltage swing can then be calculated as V out,pk-pk = 2.24 V. This corresponds to a singleended peak-to-peak voltage swing at collector of transistors M 1,2 , V C,M1,2,pk-pk = (V res,pk-pk /2) = 1.3 V. The voltage swing has to be made higher as V C,M1,2,pk-pk = 1.6 V to account for parasitics from transistors and layout. A bias current I B ≈ 40 mA is used to obtain this voltage swing. 
in,opt + X 2 in,opt )) = 92 fF from [6] . Where, R in,opt and X in,opt are the real and imaginary parts, respectively, of the input impedance of the stacked transistors obtained from simulations following a similar methodology as [6] . The feedback capacitor C K = 68 fF is optimized to meet the startup requirements across process, voltage, and temperature corners. Bias voltages V B is generated using the biasing network shown in Fig. 1 . In addition to making the circuit less sensitive to variations in process voltage and temperature, the biasing circuit also make sure that the emitter base breakdown voltage BV EBO = 1.2 V on M 3 and M 4 are not exceeded when the oscillations are quenched, with the help of M 9 .
B. Quench Waveform Design
For using the SRA as an FMCW radar active reflector, characteristics of the step controlled logarithmic mode, corresponding to the quench signal V q,w1 shown in Fig. 2(a) are preferred [4] . But, a linear, slope control mode is better for sensitivity [1] . The impact of slope on sensitivity can be visualized using the normalized Gaussian sensitivity window function μ(t) defined in [2, eq. (1)] where t 0 is the time at which the resonator losses are equal to the time varying negative resistance, and σ = (1/(ω osc K w1 ) 1/2 ). Here K w1 is the magnitude of the slope of the quench waveform V q,w1 near t 0 , and is defined as V q,w1 = −K w1 t. From [2] , it is seen that an increase in σ and decrease in quench signal slope K w1 improves the input sensitivity. Simulation of (1) and measurement results in Section III show that this result can be exploited to improve the minimum input power level P min,dBm required for phase coherent output, at the same time maintaining a high quench rate. The quench waveform characteristics of the step and slope controlled modes are combined to create a dual slope quenching signal V q,w2 shown in Fig. 2(b) . At the beginning and end of the quench cycle, the designed two slope quench waveform V q,w2 = −K w1 · t is similar to the waveform V q,w1 . Then, near a trigger voltage V trig , V q,w2 = −K w2 · t, with K w2 = 0.04 · K w1 as shown in Fig. 2(b) . This makes the sensitivity window μ(t) in Fig. 2(d) broader than μ(t) in Fig. 2(c) , improving sensitivity [2] , along with output power.
III. CHARACTERIZATION
The designed integrated circuit (IC) shown in Fig. 4(a) inset is fabricated in a 130-nm Silicon-Germanium (SiGe) BiCMOS technology from IHP, and characterized by micro probing. Since time domain measurements of regenerative sampling are not practical at the frequencies of interest, frequency-domain characterization is done as described in [4] . Parameters including f osc , P out, dBm , P min, dBm , and bandwidth are characterized using the test setup consisting of a Rohde & Schwarz 67-GHz spectrum analyzer, Keysight 8257D RF power source, and an arbitrary waveform generator for quench generation as shown in Fig. 4(b) . At first for each IC, the SRA is powered ON with quench signal V q = 0 V to measure free-running oscillation frequency f osc = 25.3 GHz, and the dc power consumption is measured as P DC = 110 mW. Then, V q is manually decreased from V q = 1 V corresponding to no oscillations, until V q = V trig = 670 mV, where V trig is the voltage at which oscillations just begin to start. Now, using an arbitrary waveform generator, the quench signal V q,w2 is created and sourced, with input signal present. The corresponding sinc spectrum envelope, P env,dBm with Dirac delta spectral peaks separated by the quench frequency [4] , indicating phase coherence as shown in Fig. 3(a) is then measured. A plot of the maximum of this spectral envelope P env,max,dBm , when P in,dBm is varied is shown in Fig. 4(a) . V q,w2 is designed to have an ON time of 180 ns and a period of 600 ns, resulting in an average power consumption of 38 mW. The maximum quench signal frequency that can be used is 4.5 MHz. From Fig. 4(a) , it is seen that with V q,w1 , P min,dBm = −100 dBm and for V q,w2 , P min,dBm = −110 dBm. The slope of the curve at low input power level P in,dBm gives the linear mode superregenerative gain of 66 dB with V q,w1 and 85 dB with V q,w2 . As the circuit enters the logarithmic mode, gain compression occurs for P in,dBm > P i,N,dBm . For FMCW radar reflector, it is preferable to use the circuit for input power in the logarithmic region [5] , and the parameter, P i,N,dBm denotes the input power level corresponding to the linear to logarithmic mode transition [4] . From the measurement data, P i,N,dBm is calculated as the intersection of the two extrapolated lines in Fig. 4(a) . For V q,w1 , P i,N,dBm = −65 dBm, and with V q,w2 , P i,N,dBm = −85 dBm, clearly showing the advantage of V q,w2 . Bandwidth of the circuit is also an important parameter for FMCW radar applications as the localization resolution is directly proportional to bandwidth. The normalized frequency response when input frequency is swept over a range of values around f osc is shown in Fig. 3(b) , indicating a bandwidth increase with increased input signal power. A bandwidth of at least 500 MHz is available for P in, dBm greater than −90 dBm as shown in Fig. 3(b) .
IV. CONCLUSION
The design of a K -band integrated SRA using a stacked transistor cross-coupled topology in a 130-nm BiCMOS technology, to be used as the core of an FMCW radar active reflector for localization systems is presented. Frequencydomain characterization results of key parameters are compared with state-of-the-art designs in Table I showing that the designed circuit and quenching methodology clearly shows an improvement in the minimum input power level from which phase coherence is observed, P min,dBm of −110 dBm and the linear to logarithmic mode transition power P i,N,dBm of −85 dBm, combined with a high output power level of P out,dBm of 7.8 dBm.
